

1/36




Fig. 1

2/36




Fig. 2

3/36

7 EDGE DETECTOR CIRCUIT




Fig. 3




Fig. 4

Fig. 5(a)





Fig. 5(b)






Fig. 6


$\frac{7}{36}$ 

Fig. 7

8/36




Fig. 8

9/36




Fig. 9

10/36

Fig. 10(a)




Fig. 10(b)






Fig. 10(c)





11/36

Fig. 11

12/36

Fig. 12(a)




Fig. 12(b)




Fig. 12(c)




Fig. 12(d)





Fig. 12(e)



13/36




Fig. 13

14/36




Fig. 14




Fig. 15




Fig. 16

17/36




Fig. 17







Fig. 18



91
ف
٤١

20/36

Fig. 20 (a) $V_s \leq 2/3$ Fig. 20 (b) $V_s \geq 2/3$ 






Fig. 21

23/36

Fig. 23 (a) $V_s \leq 1/2$ Fig. 23 (b) $V_s \geq 1/2$ 




Fig. 24






Fig. 25

26/36

Fig. 26 (a) V_1 STORAGE**Fig. 26 (b)** COMPARISON

27/36

Fig. 27(a)





Fig. 27(b)






Fig. 28




Fig. 29

30/36




Fig. 30




Fig. 31




Fig. 32




Fig. 33




Fig. 34

35/36




Fig. 35

LIST OF REFERENCE CHARACTERS

1 stochastic pulse generator
3 comparator
5a,5b voltage converter
7 edge detector circuit
9,52 counter
11 delay circuit
13 AND circuit
20 stochastic pulse generator
21 comparator
23a,23b switch
30 absolute difference processor
31a,31b stochastic pulse generator
32a,32b comparator
33a-33d voltage converter
35a,35b edge detector circuit
36 XOR (exclusive-OR) circuit
37 counter
41 Manhattan distance processing apparatus
43(1)-43(n) absolute difference processor
45(1)-45(n-1) delay circuit
46 vector
47(1)-47(n) signal corresponding to element
48 vector
49(1)-49(n) signal corresponding to element
50,71 variable signal generator
51 stochastic pulse generator
52a wiring
53 low-pass filter
55 signal analyzer
61 control random signal generator
201 processor
202 delay circuit
S_C variable signal
S_S input signal
SW switch
V_C control random signal, variable signal
V_S detected signal, input voltage
V_P pulse
V_{out} output of comparator

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.